International Journal of Engineering, Science and Mathematics
Vol. 6 Issue 8, December 2017 (Special Issue)
ISSN: 2320-0294 Impact Factor: 6.765
Journal Homepage: http://www.ijesm.co.in, Email: ijesmj@gmail.com Double-Blind
Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gage as well as in Cabell's Directories of Publishing Opportunities, U.S.A

Voltage droops and Unbalance, Stack control power factor in Distribution Systems by Using Multi-level Inverters.

M.VAIDEHI*
T.DIVYA**

Abstract

This paperBrought together Power Quality Conditioner (UPQC) is anarrangement parallel component in the Flexible AC Transmission System (Actualities) family. In this paper, an UPQC with fell multilevel inverter is proposed. Voltage droop, unbalance and stack control factor in conveyance framework is moderated utilizing proposed multilevel UPQC. There is no need of utilizing transformer and channel when multilevel UPQC is connected and it is one of its focal points. SPWM (Sinusoidal Natural Pulse Width Modulation) plot is utilized for beat age to control multilevel inverters. The outcomes demonstrated the adequacy of the proposed strategy.

Keywords:

Custom Power;
UPQC;
Cascade Multilevel Inverter;
Voltage Sag;
Unbalance.

Author correspondence:

M.VAIDEHI,
Assistant professor, Baba Institute of Science and technology
P.M.Palem, Visakhapatnam -530048

1. Introduction

Progressively improvement of nonlinear burdens is crumbling power quality in dispersion frameworks, causing unsettling influence in operation of numerous delicate burdens which, all are exceptionally touchy to the voltage droop, the 85% to 90% voltage list which last 16ms may prompt the types of gear to close down. These days, in the occident, the worry about voltage hang is much more than that of other power quality issues. Custom power gadgets, for example, Dynamic Voltage Restorer (DVR), Distribution Static Compensator (DSTATCOM), and Unified Power Quality Conditioner (UPQC) have been presented as of late for control quality change in power dissemination. Advances in assembling of energy semiconductor gadgets have prompted better attribute, for example, higher voltage and current evaluations and also expanded exchanging recurrence.In addition, execution of multilevel inverters has made high power and high voltage control quality Conditioners much plausible. Up until this point, multilevel inverters have been utilized for DSTATCOM and DVR as revealed in a few distributions as of late, however the report about the exploration and outline of course multilevel transformer-less topological UPQC venture has not been seen on production yet. The use of a multi connect converter for STATCOM was first

*Assistant professor, Baba Institute of Science and technology, Visakhapatnam – India -48
**Assistant professor, Baba Institute of Science and technology, Visakhapatnam – India -48

proposed in [I] and [2], and the utilization of a multibridge converter for static synchronous arrangement compensator (SSSC) and brought together power-stream controller (UPFC) were portrayed in [3]-[4]. A DVR with three H-connect modules was proposed in [5]-[6]. In this paper, An UPQC utilizing fell H-connect multi-level inverter is examined. This strategy remunerates voltage hang and unbalance. The reproduction comes about are contrasted and those of a traditional UPQC. To mmtmtze THO, stage moved multi-bearer based technique (SPWM) [7] is utilized to control the multi-level inverter. It is demonstrated that by falling a couple of number of H-connect inverters, UPQC can be straightforwardly associated with the dispersion lattice with no progression down and an arrangement infusion transformer. The outcomes demonstrate that utilizing a multilevel UPQC counteracts of utilizing channel and transformer additional to remunerating voltage hang, unbalance and getting solidarity control factor. Likewise, minimization of THD is another preferred standpoint of the technique. The operation of the proposed UPQC was confirmed through reenactments with MATLAB/Simulink programming.

2. Multilevel Inverter Topologies

It is for the most part acknowledged that the execution of an inverter, with any exchanging methodologies, can be identified with the consonant substance of its yield voltage. Power hardware analysts have constantly examined numerous novel control strategies to decrease sounds in such waveforms. Up-todate, there are numerous procedures, which are connected to inverter topologies. In multilevel innovation, there are

I. Diode clamped multilevel inverter (DCMI).
2. Flying-capacitor multilevel inverter (FCMI).
3. Cascaded multilevel inverter with separated DCsources.

The last multilevel inverter appeared in Fig. 1 has numerous favorable circumstances, for example, circuit format adaptability, there are no additional clasping diodes or voltage adjusting capacitor, the number of yield voltage levels can be effortlessly balanced by including or expelling the full-connect cells, and the slightest number of parts in examination with different inverters.

Because of the immense interest for medium-voltage high-control inverters, the course inverter has drawn enormous intrigue from that point onward. This design as of late turned out to be exceptionally famous in AC control supply and flexible speed drive applications. In consecutive inverter applications, be that as it may, it isn't conceivable to utilize multi-level inverter utilizing fell inverters with isolated DC source, on the grounds that a short out will be acquainted when two back-to-back inverters are not exchanging synchronously. To defeat such an issue, a transformer having one essential winding and a few optional windings can be utilized. Then again, the structure of isolated dc sources is appropriate for different sustainable power sources for example, power module, photovoltaic, biomass, and so forth. This multi-level inverter is made of a few full-connect inverters. The AC yield of each of the distinctive levels of full-connect inverters are associated in arrangement with the end goal that the incorporated voltage waveform is total of the inverter yields. The separation between each level is the same and equivalent toVdc.

Each full-connect inverter item a three level waveform +Vdc,- Vdc,0 ; so the quantity of levels is: N=2k+ 1 Where k is the quantity of dc sources However, all of above inverters can create multi-level voltage or present as appeared in Fig. 3.



Figure 1.*Three Phase Cascae Multi Level Inverter with Separate DC source*

A. Number of Levels

The nominal distribution line to line voltage is 400 volt (rms), and the amplitude of the phase voltage will be:

$$V_{ph} = \frac{400*\sqrt{2}}{\sqrt{3}} = 326.6$$

It has been utilized three levels in the proposed design, along these lines the greatest voltage of switches is practically equivalent to 110 volt. This is satisfactory for normal MOSFETs.

B. Switching scheme

An alleged stage move sinusoidal heartbeat width adjustment (PS_SPWM) exchanging plan is proposed to work the switches in the framework. The plan is quickly clarified with the guide of Figures 2 and 3 got by reenactment with MATLAB. Fig. 2 demonstrates the run of the mill beat produced by one cell for the inverter appeared in Fig. I by contrasting a sinusoidal reference with a triangular transporter flag [14]. Various K-fell cells in a single stage with their transporters moved by an edge $\Theta_c = 360^0/K$ and utilizing the same control voltage deliver a heap voltage with the littlest mutilation as appeared as in Fig. 4. The impact of this transporter stage moving system can be unmistakably seen in Fig. 3. This outcome has been acquired for the multilevel inverter in a seven-level setup. The littlest bending is gotten when the bearers are moved by an edge of$\Theta_c = \frac{360^0}{3} = 120^0$.

Fig. 4 is recurrence range of multilevel SPWM. it demonstrates that, low request music have an immaterial abundancy and just high request sounds between 120-150 (6000 Hz, 7500 Hz) and 250-28 0 (7500 Hz, 14000 Hz) have rather critical plentifulness, in this way in the applications which these music have no vital impact, the channel could be dispensed with.



Figure 2. Comparing Carrier and reference voltage



Figure 3. A structure of Multilevel SPWM



Figure 4. Frequency Spectrum of Multilevel SPWM

3. Multilevel UPQC

The bound together power-quality conditioner (UPQC) has been generally examined by numerous analysts as an extreme gadget to enhance control quality. A few designs were proposed for UPQC, for example, Fig. 5. This UPQC has two converters that offer one dc-connect capacitor. It has a sidestep capacity to evacuate the arrangement and shunt converter from benefit amid the dispersion framework or load blame.



Figure 5. Configuration of common UPQC

Fig. 6 demonstrates an arrangement of the proposed UPQC based on a few sets of H-connect modules for each stage. The H bridge module in shunt part is associated in arrangement without any transformer, and the H-connect in arrangement part additionally is specifically associated in arrangement and embedded in the dispersion line.

Two converters have been utilized as a part of the Multilevel UPQC:

I) Series Multilevel Inverter 2) Shunt Multilevel Inverter (Fig. 6)



Figure 6 Configuration of Proposed Multilevel UPQC

The presently developed UPQC can operate in much lower dc-link voltage than the operation voltage of the distribution system. The restriction in dc-link voltage is due to the maximum sustained voltage of the switching element. Series connection of the switching element was developed to increase the dc-link voltage. However, the maximum allowable number of switching elements is limited.

A multilevel converter was proposed to increase the converter operation voltage, avoiding the series connection of switching elements. In high power system, the multilevel inverters can appropriately replace the exist system that use traditional multi-pulse converters without the need for transformers. All three multilevel inverters can be used in reactive power compensation without having the voltageunbalance problem.

The proposed UPQC can be directly connected to the distribution system without series and shunt injection transformer, which struggle with core saturation and voltage drop. In order to validate the proposed system, computer simulation using the MA TLAB Power System Blockset package is carried out with the main parameters:

Vs = 400V, f=50Hz, fc = 1080Hz

A. Series Inverter:

Distinctive fundamental circuit structure will have diverse remuneration adequacy and cost execution. The down to earth topological structure that can be utilized: Three level structure and multilevel structure. In light of the current situation that a similar central wave is yielded, contrasted and the conventional two level structures, three level structure has the upside of bearing lower switch recurrence, gadget tress, exchanging misfortunes,

and creating less music. The deficiency is that, in functional application, the gadget should even now stand vast voltage stress, and parameter decision room of the gadget is generally little.

It influences the control to wind up noticeably exceptionally confused to manage the unbalance of limit voltage and the end of limit beat. In the interim, the repetitive outline and the growing of deliberate limit are troublesome. For the course multilevel structure, the more levels it has the misfortune it creates. Arrangement compensator on the premise of the topology of multilevel has much thorough predominance than other topology in methodical unwavering quality, gadget sort choosing,controlling multifaceted nature, and aggregate effectiveness.



Figure 7 Circuit topology of cascade multi level inverter

Fig. 7 demonstrates the fundamental circuit topology of course multilevel arrangement inverter (single line diagram).The multibridge converter made out of three H-connect modules for each stage, was proposed to build the converter operation voltage In the figure, each fell H-connect inverter unit has its own commonly free DC source (Vdc=108volt). Inside one work period, the arrangement converter, shaped by a few Hbridge inverters that associated in arrangement, yields voltage waveform of 2k+ I levels.

On account of reception of course structure, the arrangement converter has novel charge modes and need not include charging circuit, additionally the arrangement infusing transformer. The topology makes it supportive to spare the cost, decrease the space occupation and enhance deliberate dependability, then, the course modules makes it practical to enhance the identical switch recurrence of the gadget enormously, rearrange channel outline and lessen misfortunes without enhancing switch recurrence of the gadget. Additionally, the channel could be killed now and again that sounds are acceptable.

The capacity of arrangement inverter is to repay the voltage aggravation in the source side, which is because of the blame in the circulation line. The control calculation is made of 2 sections; they are voltage list location and SPWM control. The location of voltage droop contrasts framework voltage and reference voltage and convey list flag.

Equation (1) shows the state equation of the series inverter.

$$Vc = Kpi\ (Vref - Vs) \qquad (1)$$

Fig. 8 demonstrates the design of arrangement inverter control, which depends on (2). A PI controller is utilized as a part of the control calculation.



Figure 8 Series inverter control diagram

The estimations of PI controller parameters are resolved with experimentation. They importantly affect the reaction of the voltage control.

Figures 9 and 10 demonstrate the recreation aftereffects of voltage control. The outcomes affirm that the yield voltage of each stage is remunerated without huge transient and consistent state blunders.



Figure 9 Unbalance Compensation (without filter)

(a)

(b) Unbalanced voltages (b) compensated voltages

It ought to be noticed that since voltage droop is an uncommon method of uneven voltages, the remuneration of voltage hang is the same as lopsided voltage pay.



Figure 10 Unbalance Compensation (without filter)

(a) RMS values of unbalanced voltages (b) RMS values of compensated voltages

The impact of utilizing LC channel is appeared in Fig. 11. One of the critical points of interest of multilevel inverters is lessening sounds, consequently the channel can be disposed of and thus cost of the framework can be diminished.



Figure 11 Unbalance Compensation (with filter)

(a) Unbalanced voltages (b) compensated voltages

(b) Shunt Inverter:

The responsive power created or consumed is specifically controlled by balanced i_q. Moreover, the genuine power trade can be controlled by balanced id. Subsequently, the responsive power and dynamic power can be independently controlled. At that point, i_d and i_q are the dynamic current part and receptive current segment of the shunt compensator: dynamic power streams into the shunt compensator when id is certain, and streams out when id is negative. The shunt compensator creates driving responsive power when i_q is certain and slacking receptive power when iq is negative. A criticism decoupling control is proposed as appeared in Fig.12 to acquire these exhibitions.

A PI controller is utilized for both dynamic and responsive current control circles. The shunt compensator has been displayed by scientific conditions and a source current. Hence, in the square graph, i_d* is zero. This control strategy can alleviate stack control factor as appeared in Fig. 13.



Figure 12 shunt inverter control diagram



Figure 13. Power Factor Compensation

The load output phase voltage and current is shown in Fig.13. Obviously, the difference between load voltage and current phase angles become zero after about 0.01 Sec. That is to say the shunt compensator generates reactive power.

4. Conclusion

The issues of voltage hang and unbalance are objective and unavoidable. At the end of the day, voltage droop and unbalance cause the extra misfortunes. UPQC with multilevel inverter can lessen voltage hang and unbalance. What's more, Load control factor keeps an eye on solidarity. This paper has utilized another setup of UPQC, applying multilevel inverter.

The proposed UPQC can be specifically associated with the circulation framework with no infusion transformer, which battles with center immersion and voltage drop. The viability of the proposed UPQC was confirmed by recreation of multilevel UPQC with MATLAB/Simulink.

References(10pt)

[1] F.peng, J.Mckeveer and D.Adams, " A power line conditioner using cascaded multi level inverters for distribution system," *IEEE Transactions on Industrial applications,*vol. 34, no.6, pp. 1293-1298, Feb 1988

[2] F. Peng and J. Lai, "A multilevel voltage-source inverter with separate DC source for static var generation," in Proc. *IEEE/IAS Annu*.Meeting, Orlando, FL, Oct. 8-12, 1995, pp. 2541-2548.

[3] H. Fujita and H. Akagi, "The unified power quality conditioner: Theintegration of series and shunt active filters," *IEEE Trans. PowerElectron*., vol. 13, no. 2, pp. 315-322, Mar. 1998.

[4] B. Han, H. Kim, and S. Baek, "Performance analysis of SSSC based on three-level multi-bridge PWM inverter," *Elsevier Sci. Elect. PowerSyst*. Rese., vol. 61, no. 3, pp. 195-202, Jun. 2002.

[5] B. Li, S. Choi, and D. Vilathgamuwa, "Transformerless dynamic voltage restorer," *Proc. Inst. Elect. Eng., Gen., Transm. Distrib*., vol.140, no. 3, pp. 263-273, May 2002.

[6] Zhongdong Yin, Minxiao Han, Lixia Zhou, Kunshan Yu "Project Study of Dynamic Voltage Restorer" 2005 *IEEE/PES Transmission and Distribution Conference & Exhibition*: Asia and Pacific Dalian, China.

[7] B. Han, Senior Member, IEEE, B. Bae, Student Member, IEEE, S. Baek, and G. Jang, Member, IEEE," New Configuration of UPQC for Medium-Voltage Application" *IEEE TRANSACTIONS ON POWER DELIVERY 2005*